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P I  ABSTRAm 
Examination of microstructures of LSI and VLSI de- 
vices is facilitated by employing a method in which the 
device is photographed through a darkfield illumination 
optical microscope and the resulting negative subjected 
to inverse processing to form a positive on a photo- 
graphic film. The film is then developed to form photo- 
graphic prints or transparencies which clearly illustrate 
the structure of the device. The entire structure of a 
device may be examined by alternately photographing 
the device and selectively etching layers of the device 
in order to expose underlying layers. 
8 Claims, 14 Drawing Figures 
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METHOD OF EXAMINING MICROCIRCUIT 
PATTERNS 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance or work under a NASA Contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautic and Space Act of 1958, public law 85-568 
(72 STAT 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
1.  Field of the Invention 
The present invention relates to an inverse photo 
development process resulting from optical photomi- 
croscopy in darkfield illumination mode used in the 
examination and evaluation of LSIC/VLSIC (large 
scale and vary large scale integrated circuit) patterns 
and materials elements on a silicon chip. Such devices 
are multilayer structures defined and fabricated with aid 
of photomask patterns and successive etch-back materi- 
als process deposition steps by which these levels are 
precisely controlled (e.g., insulating oxides, doping 
pattern levels, implantations and diffusions, polysilicon 
gate patterns and metallization interconnects). 
2. Description of the Prior Art 
It is often necessary to physically evaluate 
LSIC/VLSIC devices for the purposes of product reli- 
ability assurance, validation of physical design and iden- 
tification of device structural patterns. The most fre- 
quently used tool is a laboratory type optical micro- 
scope providing brightfield, contrast interference and 
darkfield modes of illumination; another tool is a scan- 
ning electron microscope (SEM) which is accurate and 
specific but more costly to use. It has been found that in 
the darkfield mode of optical examination of VLSIC 
chips the physical microstructure patterns corre- 
sponded more closely to photomask steps. The same 
pattern examples when viewed in the brightfield or 
contrast interference modes display unwanted fringe 
pattern effects resulting in distortions as to the physical 
definition of structures and materials when exposed in 
successive chemical etching steps while exposing the 
desired level for identification. 
SUMMARY OF THE INVENTION 
It is an object of the present invention to provide a 
method of examining semiconductor devices such as 
LSIC/VLSIC devices in such a manner that the micro- 
structure of the devices is readily discernible and that 
the images obtained contain an absolute minimum 
amount of information unrelated to the patterns of the 
devices corresponding to masking operations. It is an- 
other object of the invention to suppress optical fringe 
pattern effects at materials interfaces when examining 
semiconductor devices. It is yet another object of the 
invention to provide images of semiconductor devices 
which closely correspond to mask patterns used to form 
such devices. 
These and other objects are achieved by examining 
the structural build up of the LSIC/VLSIC devices 
layer by layer by photographing a device through an 
optical microscope used in the darkfield mode of illumi- 
nation and inverse developing the photographs to ob- 
tain final images. The optical effect of photographing a 
device with darkfield illumination is an exposure which 
closely corresponds to the original photomasking pat- 
tern definition, which in turn with an inverse photo 
development process effectively and quite accurately 
replicates photographically the masks. A device to be 
examined is photographed through the microscope in 
order to obtain a negative containing a darkfield image. 
5 The negative is then subjected to inverse processing in 
order to form a positive image on a photographic film. 
Photoprints or transparencies may then be developed 
from the positive film. 
After photographing the surface of a device, the layer 
lo of material corresponding to a particular masking pro- 
cess may be removed by selective etching techniques. 
The subsequent layer may then be photographed in 
order to determine the microstructure of that layer. 
Subsequent layers may be examined by alternately etch- 
mg the device and photographing the exposed surface. 
The resulting photographs are positive prints or trans- 
parencies of mask-like quality which provide a level of 
detail unobtainable with other methods of optical exam- 
2o ination. The method clearly displays metallization pat- 
terns, interlevel oxides, polysilicon and channel pat- 
terns, and substrate diffusions. The photographic results 
are an excellent aid in the VLSIC evaluation used in the 
validation of circuit design, reliability and failure analy- 
25 sis and are excellent for reverse engineering applica- 
tions. When transparencies are produced from the posi- 
tive images, the microstructure appears as black lines on 
the clear transparency. This resulting image is uniquely 
suitable for studying the build up of layers formed dur- 
30 ing successive masking operations. The transparencies 
may be overlaid with respect to each other in order to 
analyze the relative positions of elements formed during 
different masking operations. In both transparencies and 
prints, the clear and white backgrounds, respectively, 
35 make it very easy to label various elements in the photo- 
graph. 
15 . 
BRIEF DESCRIPTION OF THE DRAWINGS 
The invention will now be described with reference 
FIG. 1 is a cross section of MOS complementary 
transistors employed in a six transistor memory cell; 
FIGS. 2a-6 are darkfield inverse photographs of a 
memory cell of the type illustrated in FIG. 1 produced 
45 in accordance with the method of the present invention; 
FIGS. 3 0 4  are darkfield photographs of the same 
memory cell; 
FIGS. 4a-b are scanning electron microscope photo- 
graphs of the same memory cell; 
FIG. 5 is a darkfield inverse photograph of a memory 
device made in accordance with the present invention; 
FIG. 6 is a brightfield photograph of the same device 
portion shown in FIG. 5; 
FIGS. 70-c are photographs of mask patterns used to 
form a semiconductor device; and 
FIGS. 8 0 4  are darkfield inverse photographs taken 
in accordance with the present invention of a device 
formed utilizing the masks of FIGS. 7a-c. 
DESCRIPTION O F  THE PREFERRED 
EMBODIMENT 
The following description is of the best presently 
contemplated mode of carrying out the invention. This 
65 description is made for the purpose of illustrating the 
general principles of the invention and is not to be taken 
in a limiting sense. The scope of the invention is best 
determined by reference to the appended claims. 
40 to the accompanying figures, in which: 
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Referring to FIG. 1, a cross section showing a por- 
tion of a typical VLSIC device is shown. The cross 
section illustrates complementary transistors of a six 
transistor memory cell. The device is formed by well 
known mask exposure techniques in which diffusions 12 
are defined in a substrate 10 by exposure of a photo- 
mask, and layers of various materials are built up with 
patterns contained on additional photomasks. In the 
structure shown, the device has a top passivation layer 
14 of SiO2, a metallization layer 16 defining contacts for 
the gate, drain and source areas of the transistors, dual 
polysilicon gate layers 18 and 20 and a thick field oxide 
layer 22. 
In order to examine the device, various ones of the 
layers formed during the photomasking procedure may 
be removed by selective etching techniques so as to 
expose underlying layers. The exposed layers may then 
be photographed in accordance with the present inven- 
tion. 
The goal of the present invention is to provide photo- 
graphs in which the structural details of the various 
layers defined by the masking process are more readily 
discernible and more conveniently studied than with 
prior art methods. This is accomplished by initially 
photographing the device using an Optical microscope photograph made in accordance with the present in the darkfield mode of illumination in order to pro- invention and a brightfield photograph of the Same duce negatives On a photographic 
mal 
Instead Of nor- 
the negative is then subjected to in- portion of a read only memory @OM) cell chip seg- ment, respectively. In these photographs, the metalliza- 
processin& i’e., the image on the negative is trans- 30 tion layer has been removed and the two-level po]ysi]i- 
con, field oxide and contact patterns are exposed. In ferred to a second photographic film in order to form a 
positive image on the second film. The ~ c o n d  film is FIG. 5, the patterns defined in the photomask exposure 
then developed in a norma1 fashion in order to Produce processes are clearly evident, and the photograph con- 
photographic prints or tranparencies. The inverse Pro- tains only minimal information which is not related to 
cessing step provides photographs which are essentially 35 the microstructure of the device. In contrast, in FIG. 6 
comprised of a light background with the edges of Pat- the microstructure of the device is almost completely 
terns of the various layers being defined by dark lines. undiscernible, due to optical fringe effects to the layer 
a reproduction of a Photograph Of the interface and various other forms of interference which 
device illustrated in FIG. 1 with the passivation layer 14 distort the image. 
and metallization layer 16 removed to expose the two- 40 FIGS. 7 and 8 illustrate the extremely close corre- 
level polysilicon layers 18 and 20 and the field oxide spondence between photographs produced in actor- 
layer 22. The PhotograPh illustrates a Six transistor dance with the present invention and the original mask 
memory cell, and the location and configuration Of each patterns which are used to form a semiconductor de- 
of the transistors is easily discernible from the photo- vice. FIGS. 70-c are photographs of the metallization 
graph. The light background also facilitates direct label- 45 mask, polysilicon mask and contacts aperture mask, 
ing of various elements of the device, thus providing a respectively, of a segment of a CMOS input buffer. 
substantial benefit in presentation and study of the pho- FIG. 80 is a reproduction of a photograph made in 
tographs. In FIG. 2a, these transistors are labelled PI, accordance with the present invention, i.e., a photo- 
P2, N1, N2, N3 and N4. graph was taken through a darkfield optical microscope 
FIG. 2b is a darkfield inverse photograph of the de- 50 to form a negative, the negative inverse processed to 
vice which was taken after selective etching to remove form a positive, and the positive used to print the photo- 
the polysilicon layers and the field oxide. Again, the graph. In this photograph, the metallization pattern 
photomask pattern which was used to form the diffu- corresponds extremely closely to the metallization mask 
sions is clearly discernible from the photograph. With shown in FIG. 70. In FIG. 8b, the metallization has 
the photographs having a light background and dark 55 been removed by selective etching, and the patterns of 
lines defining the edges of the microstructure formed by the interlevel oxide, polysilicon and contacts are clearly 
the mask photoexposure process. The method clearly recognizable and may be directly compared to the mask 
displays metallization patterns, interlevel oxides, patterns shown in FIGS. 7b and 7c. 
polysilicon and channel patterns, and diffusions. In order to obtain the best possible photographs, the 
In the examination of the microstructure various 60 etching steps to remove layers of a device must be care- 
layers of a device, it may be desirable to study the mi- fully controlled so as to minimize the degradation to 
crostructures as they relate to each other. The method patterns which are to be examined and identified. Atten- 
of the present invention facilitates such study. When tion to the timing of the etch process is the most impor- 
transparencies are produced in accordance with the tant condition in assuring the integrity of stripping and 
present invention, they will consist of a tranparent back- 65 the subsequent exposure process. 
ground and dark lines defining the edges of elements of Thus, the present invention provides a means for 
the microstructure of the layer being photographed. quick identification of the design of physical structures 
Transparencies representing different layers of the de- and materials process levels related to photomask pat- 
4 
vice may be overlaid with one another in order to study 
the interrelationships between the layers. 
The photographs of FIG. 2 may be compared with 
those of FIG. 3, in which photographs of the same 
5 structure were produced by using the microscope in its 
darkfield mode of illumination and directly processing 
the negatives to form prints. Although the structural 
details which are visible are the same as with the present 
invention, the photgraphs are not as convenient to study 
10 or label. Furthermore, it is impossible to study the struc- 
tural relationship between layers, since transparencies 
would be substantially black and would therefore block 
out any underlying transparencies. 
FIGS. 40 and 46 are reproductions of scanning elec- 
15 tron microscope photographs of the device correspond- 
ing to FIGS. 20 and 26, respectively. As can be seen 
from a comparison of the darkfield inverse and SEM 
photographs, the structural detail revealed by photos 
produced in accordance with the present invention 
20 compares very favorably with those produced with a 
scanning electron microscope. In some instances, the 
microstructure is even more clearly illustrated by em- 
ploying the method of the present invention as com- 
pared to the use of the SEM. 
FIGS. 5 and 6 are remoductions of a darkfield in- 25 
4,623,255 
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terns. Photographs may be produced in which the lat- 
era1 outlines of microstructures are sharp and specific, 
relating closely to the mask patterns and materials. De- 
tails and dimensions correspond closely to similar pat- 
terns displayed in scanning electron microscope photo- 5 
graphs. Optical fringe pattern effects displayed in ex- 
posed oxides and nitrides when using brightfield iilumi- 
nation are eliminated. 
photographing said upper layer through a darkfield 
illumination microscope to form a negative image 
thereof on a first photographic film; 
inverse Processing the wgative to form an inverted 
Positive image on a second Photographic film; 
removing the upper layer to expose a second layer of 
the semiconductor device formed by photoexpo- 
sure of a second mask pattern; 
Although a scanning electron microscope will typi- 
tally provide excellent topographic characteristjcs lo 
photographing the second layer through a darkfield 
microscope to form a negative image 
when used at relatively high magnifications (lOOOX and thereof on a third photographic film; 
inverse processing the third film to form an inverted above) lower magnifications of 500X and below will positive image on a fourth photographic film; and not accurately display various structures. In addition, developing the second and fourth films to form pho- SEM scanning of smooth planar silicon chip areas cov- 15 tographs. 
ered by insulating oxides and nitrides does not clearly, if 6. A method according to claim including the steps 
at all, reveal the presence of diffusions and implantation of removing at least one layer of the semicon- 
ductor device formed by photoexposure of additional patterns in epi or silicon substrates. 
In reliability and Product aSSurance development, mask patterns photographing the exposed layers and clear optical photo definitions are Critical in order to 20 inverse processing and developing films to obtain pho- 
present the interface of exposed material levels which tographs of the additional layers. 
correspond closely to design mask Patterns. dark- 7. A method of examining the microstructure of semi- 
field photographic and inverse processing method, as conductor devices such as LSIC and VLSIC devices 
well as being cost efficient, achieves this uniform pat- having a plurality of layers of material formed by means 
tern reproducibility on all levels and with improved 25 of successive exposure of mask patterns in an overlap- 
analytical quality. ping fashion, comprising the steps of: 
photographing an upper surface of a semiconductor 
device through a darkfield microscope to form a 
negative, said upper surface having a first layer of 
material fOrmed by means of exposure of a first 
mask pattern; 
selectively etching the semiconductor device to re- 
move the first layer; 
photographing the upper surface of the semiconduc- 
tor device through a darkfield microscope to again 
form a negative, said upper surface having a second 
layer of material formed by means of exposure of a 
second mask pattern; 
selectively etching the upper surface of the semicon- 
ductor device to sequentially remove additional 
layers of material; 
tor device through a darkfield microscope after the 
removal of each layer of material to form addi- 
graphing step having a layer of material formed by 
means of exposure of additional mask patterns; 
inverse processing the negatives to form positives on 
photographic film, said positives containing images 
which substantially correspond to the mask pat- 
terns; and 
developing the film containing the positive images to 
form photographs. 
8. A method according to claim 7 including the step 
What is claimed is: 
1. A method for examining the architecture of multi- 
ple layer semiconductor devices formed by successive 
exposure of mask patterns in an overlapping fashion, 30 
comprising the steps of: 
photographing a selected portion of a semiconductor 
device with a darkfield illumination microscope to 
form a negative on a first photographic film; 
inverse processing said negative to form a positive 35 
image on a second photographic film; and 
developing a photograph from said second photo- 
graphic film. 
2. A method according to claim 1 including the step 4o 
of forming a photographic print from said second film. 
of forming a photographic transparency from said sec- 
ond film. 
of selectively removing layers of the semiconductor 
device formed by exposure of successive mask patterns 
in order to reveal elements formed in the semiconductor 
device during successively earlier exposure steps, pho- 
tographing the semiconductor device after the removal 50 
of each layer, and inverse processing the negative to 
form positive images. 
5. A method of examining a semiconductor device 
comprising the steps of: 
providing a semiconductor device having an upper 55 of forming photographic prints from said positives. 
3. A method according to the step photographing the upper surface of the semiconduc- 
4. A method according to claim 1 including the steps 45 tional negatives, the upper surface in each photo- 
layer formed by exposure of a first mask pattern; * * * * *  
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